

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHM, MLB, MBP15  
04/24/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?








Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(T9_MLB)	08/23/2006
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	N/A
7	Functional / ICT Test	(MASTER)	(MASTER)
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	T9_NOME	03/16/2007
11	CPU Power & Ground	T9_NOME	03/16/2007
12	CPU Decoupling & VID	M76_MLB	03/19/2007
13	eXtended Debug Port (XDP)	T9_NOME	12/12/2006
14	NB CPU Interface	T9_NOME	03/16/2007
15	NB PEG / Video Interfaces	T9_NOME	03/16/2007
16	NB Misc Interfaces	T9_NOME	03/16/2007
17	NB DDR2 Interfaces	T9_NOME	03/16/2007
18	NB Power 1	T9_NOME	03/16/2007
19	NB Power 2	T9_NOME	03/16/2007
20	NB Grounds	T9_NOME	03/16/2007
21	NB Standard Decoupling	T9_NOME	01/17/2007
22	NB Graphics Decoupling	M76_MLB	03/12/2007
23	SB Enet, Disk, FSB, LPC	T9_NOME	03/16/2007
24	SB PCI, PCIE, DMI, USB	T9_NOME	03/16/2007
25	SB Pwr Mgt, GPIO, Clink	T9_NOME	03/16/2007
26	SB Power & Ground	T9_NOME	03/16/2007
27	SB Decoupling	T9_NOME	01/17/2007
28	SB Misc	(T9_MLB)	08/24/2006
29	Clock (CK505)	T9_NOME	03/16/2007
30	Clock Termination	(MASTER)	08/23/2006
31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	Memory Active Termination	(T9_NOME)	11/14/2006
34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	Ethernet (Yukon)	T9_NOME	03/16/2007
36	Yukon Power Control	T9_NOME	03/16/2007
37	Ethernet Connector	M76_MLB	03/19/2007
38	FireWire Link (TSB83AA22)	M76_MLB	03/19/2007
39	FireWire PHY (TSB83AA22)	M76_MLB	03/19/2007
40	FireWire Port Power	M76_MLB	03/19/2007
41	FireWire Ports	M76_MLB	03/19/2007
42	PATA Connector	(MASTER)	(MASTER)
43	External USB Connector	M76_MLB	03/19/2007
44	Left Clutch Barrel Interconnect	M76_MLB	03/19/2007


Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/2007
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	03/19/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	03/19/2007
53	58	ALS Support	M76_MLB	03/19/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	03/19/2007
55	61	SPI BootROM	T9_NAME	03/16/2007
56	69	PBUs-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	03/19/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	03/19/2007
60	73	5V / 3.3V Power Supply	M76_MLB	03/19/2007
61	74	1.25V / 1.05V Power Supply	M76_MLB	03/12/2007
62	75	1.8V DDR2 Supply	M76_MLB	03/19/2007
63	76	1.5V Power Supply	M76_MLB	03/12/2007
64	77	FW PHY Power Supplies	M76_MLB	03/19/2007
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	Project Specific Connectors	(M59_SYNC)	08/24/2006
79	100	CPU/FSB Constraints	T9_NAME	01/17/2007
80	101	NB Constraints	T9_NAME	01/17/2007
81	102	Memory Constraints	T9_NAME	01/17/2007
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
84	105	Clock & SMC Constraints	T9_NAME	01/17/2007
85	106	FireWire Constraints	T9_NAME	01/17/2007
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	Project Specific Constraints	(MASTER)	(MASTER)
88	109	PCB Rule Definitions	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7225	1	SCHEM,MLB,MBP15	SCH	CRITICAL	
820-2101	1	PCBF,MLB,MBP15	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Tue Apr 24 17:23:54 2007

DIMENSIONS ARE IN MILLIMETERS  XX ± _____  X.XX ± _____  X.XXX ± _____  ANGLES ± _____   DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.	
	DRAWER					NOTICE OF PROPRIETARY PROPERTY  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
	ENG APPD		MFG APPD			
QA APPD		DESIGNER		TITLE		
RELEASE		SCALE NONE				
  THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0	
				SHT 1	OF 88	



# Approximate System Block Diagram

System Block Diagram

SYNC\_MASTER=(T9\_MLB)

SYNC\_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE	SHT	OF	
NONE	2	88	



Power Block Diagram

SYNC\_MASTER=(T9\_MLB)      SYNC\_DATE=08/23/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 3	OF 88



Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT 4 OF 88	
NONE		

 APPLE COMPUTER INC.
---

8		7		6		5		4		3		2		1	
BOM Variants															
BOM NUMBER		BOM NAME				BOM OPTIONS									
630-7931		PCBA, 2.2GHZ, 128SAM_VRAM, M75, MBP15				M75_COMMON, EEE_X5D, CPU_2_2GHZ, FB_128_SAMSUNG									
630-7932		PCBA, 2.4GHZ, 256SAM_VRAM, M75, MBP15				M75_COMMON, EEE_X5E, CPU_2_4GHZ, FB_256_SAMSUNG									
630-8659		PCBA, 2.2GHZ, 128HY_VRAM, M75, MBP15				M75_COMMON, EEE_XXS, CPU_2_2GHZ, FB_128_HYNIX									
630-8662		PCBA, 2.4GHZ, 256HY_VRAM, M75, MBP15				M75_COMMON, EEE_XXT, CPU_2_4GHZ, FB_256_HYNIX									
M75 BOM Groups															
BOM GROUP		BOM OPTIONS													
M75_COMMON		ALTERNATE, COMMON, M75_COMMON1, M75_COMMON2, M75_DEBUG, M75_PROGPARTS													
M75_COMMON1		EXTGPU_RST_HW, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU													
M75_COMMON2		P1V8S3_1V825, SLG2AP101, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN													
M75_DEBUG		SMC_DEBUG_NO, XDP, LPCPLUS													
M75_PROGPARTS		BOOTROM_PROG, SMC_PROG													
BOM GROUP		BOM OPTIONS													
FB_128_SAMSUNG		VRAM_128, VRAM_SAMSUNG, VRAM_128_SAMSUNG													
FB_128_HYNIX		VRAM_128, VRAM_HYNIX, VRAM_128_HYNIX													
FB_256_SAMSUNG		VRAM_256, VRAM_SAMSUNG, VRAM_256_SAMSUNG													
FB_256_HYNIX		VRAM_256, VRAM_HYNIX, VRAM_256_HYNIX													
Bar Code Labels / EEE #'s															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5D]		CRITICAL		EEE_X5D				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:X5E]		CRITICAL		EEE_X5E				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXS]		CRITICAL		EEE_XXS				
826-4393		1	LBL, P/N LABEL, PCB, 28MM X 6 MM				[EEE:XXT]		CRITICAL		EEE_XXT				
Module Parts															
PART NUMBER		QTY	DESCRIPTION				REFERENCE DES		CRITICAL		BOM OPTION				
337S3464		1	IC, MDC, SR, E1, PRQ, 2.2G, 35W, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_2GHZ				
337S3465		1	IC, MDC, SR, E1, PRQ, 2.4G, 35W, 800FSB, 4M, BGA				U1000		CRITICAL		CPU_2_4GHZ				
338S0388		1	IC, GPU, NV G84M, BGA				U8000		CRITICAL						
338S0432		1	IC, NB, CRESTLINE, GM, CO, PRQ, 965PM				U1400		CRITICAL						
338S0434		1	IC, SB, ICH8M, B1, PRQ, BGA				U2300		CRITICAL						
353S1461		1	IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF				U7100		CRITICAL		ISL9504A				
353S1651		1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48				U7100		CRITICAL		ISL9504B				
359S0127		1	IC, 68 PIN, CK505, LOW POWER CLOCK GENER				U2900		CRITICAL		SLG8LP537				
359S0130		1	IC, SLG2AP101, LM PWR CLCK GEN, CK505, QFN68				U2900		CRITICAL		SLG2AP101				
338S0386		1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN				U3700		CRITICAL						
338S0274		1	IC, SMC, HS8/2116				U4900		CRITICAL		SMC_BLANK				
341S2004		1	IC, SMC, DEVELOPMENT, M75				U4900		CRITICAL		SMC_PROG				
335S0384		1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8				U6100		CRITICAL		BOOTROM_BLANK				
341S2002		1	IC, EFI ROM, DEVELOPMENT, M75				U6100		CRITICAL		BOOTROM_PROG				
333S0404		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_SAMSUNG				
333S0409		4	IC, SGRAM, GDDR3, 8Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_128_HYNIX				
333S0382		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_SAMSUNG				
333S0401		4	IC, SGRAM, GDDR3, 16Mx32, 700MHZ, 136 FBGA				U8400, U8450, U8500, U8550		CRITICAL		VRAM_256_HYNIX				
PART NUMBER		IS ALTERNATE FOR PART NUMBER	BOM OPTION		REF DES		COMMENTS:								
157S0011		157S0030			ALL		ESD alt to TOK/BI-Tech magnetice								
152S0476		152S0276			ALL		Inductor alternate								
353S1681		353S1294			ALL		TI alt to National								
138S0603		138S0602			ALL		Murata alt to Samsung								

BOM Configuration

SYNC\_MASTER=N/A

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT 5 OF 88	
NONE		


	8	7	6	5	4	3	2	1						
D	<div>PROTO</div> <div>See Perforce change notes for updates before Proto Release 12/22/06 -- Released for Proto (Schem Rev 08, PCB Rev 01)</div> <div>EVT</div> <div>8.1.0: 01/05/07 -- Clock Termination: Removed NO STUFF property from R3067 01/05/07 -- GPU FB: Corrected FB CLK termination (added cap and removed connection to VDDQ) 8.2.0: 01/08/07 -- GPU FB: Added VREF support for unterminated memory mode (added FETs and pulldown Rs) 9.0.0: 01/09/07 -- Temp Sensors: NO STUFFed C5520 (circuit should have only 1 cap) 01/12/07 -- Power Aliases: Moved Ethernet to PP3V3_S3 from S5 (layout improvements) 01/12/07 -- Power Supplies: Minor power supply feedback connection changes from M76 9.1.0: 01/17/07 -- Power Aliases: Moved LCD panel FET to PP3V3_S5 from S0 01/17/07 -- SMBus: Changed R5260 &amp; R5261 from 4.7K to 3.3K 01/17/07 -- Sync with T9 noME (6.1.4) to pull in WOL_EN and Wake-on-Wireless support 01/17/07 -- Power FETs: Corrected BOM values for 5V/3.3V S3/S0 FETs 01/17/07 -- Power Sequencing: Added RC delay on PP1V8_S3 switcher enable 01/17/07 -- Testpoints: Removed FUNC_TEST from NB_RESET_L and FSB_DPWR_L per PCB request 01/17/07 -- BOM: Consolidated 3 caps on page 59 from 132S0120 to 132S0131 01/17/07 -- BOM: Added Hynix BOM configurations 9.2.0: 01/17/07 -- Power Aliases: Deleted alias that accidentally eliminated filtering on PP1V5_S0_SB_VCC1_5_B 01/18/07 -- Clock Termination: Changed series termination on all single ended clocks to 33 ohms 01/18/07 -- IMVP: Updated BOMPTIONs and values for ISL9504B 01/18/07 -- Testpoints: Added NO_TEST property to LVDS_L_DATA_N&lt;1&gt;, _N&lt;2&gt;, _P&lt;2&gt; due to lack of layout space for TP 01/18/07 -- ODD Conn: Reconnected ODD power FET gate control circuitry to properly implement soft start (added one cap) 9.3.0: 01/19/07 -- SB Decoupling: Removed filtering for PP1V5_S0_SB_VCCGLANPLL to enable PP1V5_S0 corrections at SB 01/19/07 -- Ethernet Conn: Changed resistor short reference designators from R392x to RX392x 01/19/07 -- Clock Termination: Changed R3050 and R3055 to bypass discrete muxes for pending change to SLG2AP101 01/19/07 -- Power Sequencing: Added C7859 to create RC delay for 1.5 and 1.05V S0 rails 01/19/07 -- Power Sequencing: Changed power rail for U7850 to PP3V3_S5 to eliminate a leakage path 9.4.0: 01/19/07 -- GPU GPIOs: Added 2 TPs on GPIOs to make G-state externally visible 01/19/07 -- SB GPIOs: Changed SB_GPIO42 to WOW_EN and changed pullup to pulldown (T9_noME change 40787) 9.5.0: 01/22/07 -- LIO Conn: Removed unnecessary aliases as T9 reference design now matches M75 (T9_noME change 40998) 01/22/07 -- Clocks: Changed U2900 to SLG2AP101 as primary clock chip (T9_noME change 40975) 01/22/07 -- Clock Termination: Added R3051 for Silego 537/101 compatibility 01/22/07 -- BOM: Added BOMPTIONs for SLG2AP101 (primary) and SLG8LP537 (backup) 01/22/07 -- BOM: Selected P1V8S3_1V825 BOMPTION to lift voltage at FB memories 10.0.0: 01/23/07 -- BOM: Changed C3860/61 to 22pF from 27 pF based on -R characterization (T9_noME change 41248) 01/23/07 -- BOM: Changed FB memories to new Samsung and Hynix APNs (also added new BOMPTIONs to GPU straps) 01/23/07 -- Released for EVT (Schem Rev 10, PCB Rev 02)</div>					<div>DVT (cont'd)</div> <div>12.8.0: 03/08/07 -- Thermal Sensors: Added R5515/R5516 in case low pass filter is needed for EMC1033 13.0.0: 03/12/07 -- Power Control: Corrected alias connections for 5V/3V3 S5 enable signals 13.1.0: 03/13/07 -- BOM Options: Removed HDCP BOM option from stuffing list (feature removed) 03/14/07 -- Constraints: Constrained WWAN_SIM signals to 50 ohms 03/14/07 -- Thermal Sensors/Aliases: Changed mounting pads of Th2H sensor connector to left clutch chassis gnd 13.2.0: 03/16/07 -- Thermal Sensors: Replaced EMC1033 with second EMC1043 for improved noise filtering 03/16/07 -- NB GFX: LVDS_VREFL/VREFH changed to single pin nets to prevent LVDS glitches per Intel 03/16/07 -- Yukon Power Control: Crystal caps changed to 18pF (rdar://4946795 and rdar://4945362) 13.3.0: 03/16/07 -- Thermal Sensors: Moved remote sensor U5500 to SMC SMBus "A" and S3 power rail to clear I2C addr clash 13.4.0: 03/19/07 -- Thermal Sensors: Updated U5500 power alias to indicate device should be on S3 rail 03/19/07 -- Power Control: Added U7858 to level shift PM_G2_EN from 3.42V to 5V 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, removed VBST 0-ohm series R (rdar://5070179) 03/19/07 -- Power Supplies: For 1.8, 3.3 and 5V, increased cap size to 0603/0805 on VBST caps (rdar://5070179) 13.5.0: 03/19/07 -- Power Control: Tied all 4 5V/3.3V enables (EN1, EN2, EN3, EN5) together as part of PM_G2_EN 14.0.0: 03/20/07 -- GPU Vcore: Updated setpoints for GPU Vcore based upon Nvidia Vmin (i.e. 1.05V,1.05V,1.05V,1.125V) 03/20/07 -- FB: Changed FB VREF caps to 2x0.0047uF as required in Nvidia PUN 02736-001-v07 (which requests 1x0.01uF) 15.0.0: 03/30/07 -- SIL: Changed R5031 to 2.21K and R5032 to 9.53K to raise SIL current approx 15% (lightpipe dimmed by 20%) 03/30/07 -- Power Supply: Changed 1.05V power supply current limit to 10A from 8A (R7455 to 5.62k -- rdar://5095642) 04/03/07 -- Power Supply: Changed numerous 10K Rs to 100K for Energy Star compliance (rdar://5102118) 04/03/07 -- GPU FB: Changed FB clock termination to 242 ohms (2x121) per Nvidia PUN 04/03/07 -- CPU Vcore: Changed R7117,C7134 and R7115,R7130 for calibration improvements (rdar://5085959) 04/03/07 -- Released for DVT (BOM update) 16.0.0: 04/17/07 -- Power Sequencing: NO STUFFED U7858 and stuffed R7860 to allow SMC to drive S5 enable pins directly 04/17/07 -- Released for DVT (As-Built)</div>				D				
	C	<div>EVT_SE</div> <div>10.1.0: 01/24/07 -- PATA Conn: Added pass FET Q4430 to allow PCIREQ3 (ODD reset GPIO) to pullup to S0 01/24/07 -- PATA Conn: Changed =PP5V_S0_ODDPWREN to =PP3V3_S0_ODDPWREN for minor power savings 01/24/07 -- Power Aliases: Updated PP3V3_S0 aliases to support above changes 10.2.0: 01/25/07 -- PATA Conn: Replaced PCIREQ pass FET with OD buffer to correct a corner case during PLTRST 01/25/07 -- Power Aliases: Updated PP5V_S0 aliases to support above changes 11.0.0: 01/25/07 -- BOM: Updated gain of PP1V25_ENET current sense amplifier to 165 (R5432 to 165K) 01/25/07 -- BOM: Updated all Intel APNs to use QS parts 01/25/07 -- Released for EVT (Schem Rev 11, PCB Rev 03) 12.0.0: 02/19/07 -- GPU Reset: Changed C2885 to 0.047uF to reduce reset delay on powerup 02/19/07 -- GPU PGOOD: Changed C9595 to 330pF to reduce PGOOD delay on powerup 02/19/07 -- Power Sequencing: NO STUFFed U7885 to remove GPU PGOOD from PWROK chain 02/19/07 -- Power Sequencing Rework: Short pins 2 and 4 of U7885 to complete PWROK chain 02/19/07 -- Released post-EVT to document what was built (Schem Rev 12)</div>					<div>PVT</div> <div>16.1.0: 04/18/07 -- GPU Misc: Added R8735-37 to implement PCI DEVID 0x407 in hardware 16.2.0: 04/18/07 -- Power FETs: Changed Q7095 to FDM6296 and pulled up to PBUS for better PP1V25_S0 FET Rds(on) 04/18/07 -- Modules: Updated Intel chipset to PRQ parts 16.3.0: 04/20/07 -- Power FETs: Changed R7097 to 220K to maintain EnergyStar compliance with FET gate pulled to PBUS 04/20/07 -- Power FETs: Changed C7095/C7083 to 16V for proper rating of parts tied to PBUS 04/20/07 -- CPU VCore: Changed C7196 to 16V to eliminate a BOM item 17.0.0: 04/20/07 -- No changes. Weekly BOM release. A.0.0: 04/24/07 -- SB Decoupling: Changed L2700 from 155S0152 to 155S0333 for AVL updates 04/24/07 -- SMC Support: Changed R5031 to 2.37K, R5032 to 9.09K to meet SIL brightness targets 04/24/07 -- Released for PVT</div>				C			
		B	<div>DVT</div> <div>12.1.0: 02/20/07 -- GPU FB: Changed cal resistors per Nvidia PUN (R8290 to 45.3 ohm and R8291 to 24.9 ohm) 02/20/07 -- GPU FB: Changed unterminated-mode reference voltage to 40% (R8297 -&gt; 1.02K, R8432/82, R8532/82 -&gt; 2.21K) 02/21/07 -- FireWire: Changed to Rev C of TI FireWire MCM (APN: 338S0435) 02/21/07 -- Power Sequencing: Removed U7885/C7885 to take GFX_PGOOD out of PWR_OK chain (rdar://4974927) 02/26/07 -- GPU Vcore: NO STUFFed all PWRCTL related components (feature not to be supported) 02/26/07 -- GPU Vcore: Updated voltage setpoints to 1.000/1.070/1.125V (rdar://5021453) 02/26/07 -- SB GPIOs: Sync'd page25.csa to T9_MLB to get pullup updates 02/26/07 -- Thermal Sensors: Updated topology of EMC1033 filter caps (added C5515 next to IC, moved other caps to connectors - rdar://5025773) 12.2.0: 02/27/07 -- ODD Conn: Changed ODD power FET to FDC606P (from FDC638P) for reduced Rds(on) (rdar://4993378) 02/28/07 -- Power Aliases: Moving PP1V8_GPU FET source to PP1V8_S3 rather than PP1V8_S3_ISNS to improve power delivery to GPU (rdar://5021462) 12.3.0: 02/28/07 -- Left Clutch IC: Updated both I-PEX connectors to new APN (part update for shell plating) 02/28/07 -- NB GFX Core: Changed Vcore controller to ISL6263B (part consolidation effort between Apple/Intersil - rdar://5009109) 02/28/07 -- Power Supplies: Replaced APN 152S0511 with 152S0368 (duplicate APNs for same part - rdar://5009109) 03/01/07 -- Thermal Sensors: Updated topology of EMC1033 sensors (removed shorts, changed connector caps to 18pF) 03/01/07 -- NB GFX Decoupling/Power Aliases: Connected VCCD_CRT of NB to GND per CRT disable guidelines 12.4.0: 03/01/07 -- LVDS Connector: Changed pin 5 of connector from NC to PP3V3_SW_LCD (in case we add extra cable for power - rdar://5024882) 03/01/07 -- NB GFX Decoupling: Added R2260 (0.3 ohm, 0603) to bring ESR of regulator output cap in spec (rdar://5000272) 12.5.0: 03/02/07 -- Power/Signal Aliases: Added XW0900 to PP5V_S5 to enable layout improvements 12.6.0: 03/06/07 -- Power FETs: Changed Q7080 to RJK0301 which provides much lower Rds(on) 03/06/07 -- FireWire Ports: Changed D4260 to PDS340 for lower height 12.7.0: 03/06/07 -- FireWire Ports: Changed D4260 to PDS540 for higher current capacity 03/06/07 -- Ethernet Connector: Removed RX shorts on Ethernet MDI lines per EMC request 03/06/07 -- SB GPIOs: Changed R2514 from pulldown to pullup to correct auto power-on issue (Linda card detect GPIO) 03/06/07 -- DDR2 Regulator: Changed FB resistors to 0.1% to raise guaranteed lowest output voltage</div>											
			A									A		












LAYOUT NOTE:  
COMP0,2 CONNECT WITH ZO=27.4OHM,  
MAKE TRACE LENGTH SHORTER THAN 0.5".  
COMP1,3 CONNECT WITH ZO=55OHM,  
MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 10	OF 88



CPU Power & Ground

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		11	88



D

C

B

A

D


C

B

A

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions  
on even-numbered side of J1300

## eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=12/12/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	13	88



D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.  
Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.

If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

Note: SR DG says to tie LVDS\_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only  
S-Video: DACB & DACC only  
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

CRT & TV-Out Disable


Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
Can tie the following rails to GND:  
VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.

NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.

Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
Tie VCCA\_DPLLA and VCCA\_DPLLB to VCC (VCore).  
Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



SDVO Alternate Function

SDVO\_TVCLKIN#  
SDVO\_INT#  
SDVO\_FLDSTALL#

SDVO\_TVCLKIN  
SDVO\_INT  
SDVO\_FLDSTALL

SDVOB\_RED#  
SDVOB\_GREEN#  
SDVOB\_BLUE#  
SDVOB\_CLKN  
SDVOC\_RED#  
SDVOC\_GREEN#  
SDVOC\_BLUE#  
SDVOC\_CLKN

SDVOB\_RED  
SDVOB\_GREEN  
SDVOB\_BLUE  
SDVOB\_CLKP  
SDVOC\_RED  
SDVOC\_GREEN  
SDVOC\_BLUE  
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE


NONE

SHT

15


OF


88













**NB Power 2**  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 19	OF 88





NB Standard Decoupling		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		21	88



NOTE: This filter is required even if using only external graphics.  
VCCD\_TVDAC also powers internal thermal sensors.

PP1V5 S0 NB TVDAC 65 mA

C2200 22000pF-1000mA

PP1V5 S0 NB VCCD TVDAC 60 mA

Layout Note:  
These 2 caps should be within 6.35 mm of NB edge

Crestline LVDS Support

PP1V5 S0 NB VCCD CRT  
PP3V3 S0 NB VCCA CRTDAC  
PP3V3 S0 NB VCCSYNC  
PP1V5 S0 NB VCCD ODAC  
PP3V3 S0 NB VCCA DAC BG  
PP3V3 S0 NB VCCA TVDACA  
PP3V3 S0 NB VCCA TVDACB  
PP3V3 S0 NB VCCA TVDACC

GMCH Graphics Core Power

PPVCORE S0 NB GFX 7700 mA

C2210 C2211 C2212 C2213 C2214 C2215 C2216 C2217

PLACEMENT NOTE=Place in GMCH cavity

PP1V8 S0 NB LVDS 260 mA

L2220 1.00H-0.5A

PP1V8 S0 NB VCCTXLVDS 110 mA

C2220 C2221 C2222 C2223 C2226

Layout Note: Route to cap, then GND

PPVIN S0 NB DPLL 100 mA

U2265 TPS731125

Vout = 1.25V (Factory Programmed)

PP1V25 S0 NB DPLL 100 mA

PP1V25 S0 NB VCCA DPLLA 100 mA

PP1V25 S0 NB VCCA DPLLB 100 mA

NB Graphics Decoupling

SYNC\_MASTER=M76\_MLB

SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		22	88



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC	
SYNC_MASTER=T9_NOME	SYNC_DATE=03/16/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 23	OF 88



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1  
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H  
SPI\_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


DRAWING NUMBER: 051-7225

SHT: 24 OF 88

REV: A.0.0

Provide a pull-down on this GPIO if not used.





NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM\_LAN\_ENABLE must remain deasserted until VccCL3\_3, VccLAN3\_3 and VccLAN1\_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWOL, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		25	88








## RTC Power Sources




## Platform Reset Connections


Unbuffered



## SB RTC Crystal



## System Reset "Button"




```


ON POWER UP:
This delay ensures that GPU clocks
run before GPU is released from reset
(RC should reach schmitt trigger
threshold at approx .8 ms nominal
w/ 1K pullup on PM_ALL_GPU_PGOD)

```


## Muxed GFX GPU Reset Support



## VRMPWRGD Inverter



## PWROK Circuit




ON POWER DOWN: MF-LF  
402  
This ensures that GPU is put into  
reset while chip is still powered  
and clocks are still running.

## PCI Reset Connections



## CPU VCore ForcePSI



## SB Misc

SYNC_MASTER= (T9_MLB)	SYNC_DATE=08/24/2006
-----------------------	----------------------

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

	SI2
--	-----

DRAWING NUMBER
----------------

REV.
------

I

051-7225

A.0.0


SCALE	

	SHT
--	-----

38

OF

99



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

NOTE: Pin 53 was REF\_1 on SLG8LP537.

(\*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

### Clock (CK505)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE

NONE

SHT

29

OF

88

## D

C



NO STUFF R3082, R3086 & R3090  
for manual CPU clk frequency.

D



## B




SYNC_MASTER= (MASTER)	SYNC_DATE=08/23/2006
-----------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
SCALE NONE	SHT 30	OF 88



**Page Notes**

Power aliases required by this page:

- =PP1V8\_S3M\_MEM\_A
- =PP0V9\_S3M\_MEM\_DIMMVREFA
- =PPSPD\_S0M\_MEM\_A (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA


BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

## DDR2 Bypass Caps

(For return current)



**DDR2 SO-DIMM Connector A**

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		31	88

Page Notes

Power aliases required by this page:

- =PP1V8\_S3M\_MEM\_B
- =PP0V9\_S3M\_MEM\_DIMMVREFB
- =PPSPD\_S0M\_MEM\_B (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C\_SODIMMB\_SCL
- =I2C\_SODIMMB\_SDA

BOM options provided by this page:

(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps  
(For return current)

DDR2 SO-DIMM Connector B

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE

NONE

SHT

32

OF


88





# Left I/O Board Connector

(Output to LIO)  
(Input from LIO)  
(Output to LIO)



## Left I/O Board Connector

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	34	88

## D

C

B

A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC,88E058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC,FLASH,88E058 ETHERNET VPD,IIC,S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC,88E053,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC,EEPROM,SERIAL_IIC,8KBIT,S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES,4.87K,1%,1/16W,0402,LF	R3760		YUKON_EC

SUBMITTING OFFICE: T9\_NOME      SYNC\_DATE=03/16/2007

	SIZE	DRAWING NUMBER
--	------	----------------



REV.

A

9

8

---

10

## D

C

B

A





## C

## B

A

# Yukon Crystal



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

SYNC_MASTER=T9_NOME	SYNC_DATE=03/16/2007
---------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
SCALE NONE	SHT 36	OF 88


Power aliases required by this page:  
=GND\_CHASSIS\_ENET


---


Signal aliases required by this page:  
(NONE)

---

BOM options provided by this page:  
(NONE)



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7225		A.0.0
	SCALE	SHT	OF	
	NONE	37	88	



FireWire Link (TSB83AA22)

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE


NONE

SHT

38

OF

88



FireWire PHY (TSB83AA22)

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 39	OF 88

Page Notes

Power aliases required by this page:  
- =PPBUS\_S5\_FWPWSW (system supply for bus power)  
- =PP3V3\_FW\_LATEVG\_ACTIVE  
- =PPVP\_FW\_SUMNODE (power passthru summation node)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
- FW\_PORT\_FAULT\_PU


FireWire Port Power Switch




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
371S0466	1	DIODE,SCHOTTKY,40V,5A,POWERDI 5,LF	D4260	CRITICAL	

Current Limit/Active Late-VG Protection

Late-VG Event Detection



FWLATEVG\_3V\_REF Hysteresis:  
2.95V when port power is on  
2.81V on late Vg event and port power is off



Current Limits  
0.020 ohm => 2.4A  
0.025 ohm => 2A  
0.030 ohm => 1.66A (Ideal)  
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	40	88









Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE

NONE


SHT

43


OF

88







SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit      Debug Power "Button"




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Interail ISL60002-33


System (Sleep) LED Circuit



SMC FAN 2 CTL	=	TP_SMC_FAN_2_CTL
SMC FAN 2 TACH	=	TP_SMC_FAN_2_TACH
SMC FAN 3 CTL	=	TP_SMC_FAN_3_CTL
SMC FAN 3 TACH	=	TP_SMC_FAN_3_TACH
SMC GFX OVERTEMP L	=	TP_SMC_GFX_OVERTEMP_L
SMC GFX THROTTLE L	=	TP_SMC_GFX_THROTTLE_L
SMC BATT VSET	=	TP_SMC_BATT_VSET
SMC SYS VSET	=	TP_SMC_SYS_VSET
SMC P14	=	TP_SMC_P14
SMC P20	=	TP_SMC_P20
SMC P21	=	TP_SMC_P21
SMC P22	=	TP_SMC_P22
SMC P23	=	TP_SMC_P23
SMC P26	=	TP_SMC_P26
SMC P27	=	TP_SMC_P27
SMC P43	=	TP_SMC_P43
SMC P44	=	TP_SMC_P44
SMC P46	=	TP_SMC_P46
SMC P62	=	TP_SMC_P62
SMC P63	=	TP_SMC_P63
SMC P64	=	TP_SMC_P64
SMC P81	=	TP_SMC_P81
SMC PF0	=	TP_SMC_PF0
SMC PF1	=	TP_SMC_PF1


SMC EXCARD_OC_L	=	EXCARD_OC_L
SMC_SUS_CLK	=	SUS_CLK_SB
SMC_P45	=	SMC_ENRGYSTR_LDO_EN

LAN PWRGD Circuit




S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC FSB to 3.3V Level Shifting



SMC_PA0	R5091	100K	1	2	5% 1/16W MF-LF 402
SMC_PA1	R5092	100K	1	2	5% 1/16W MF-LF 402
SMC_PB0	R5093	100K	1	2	5% 1/16W MF-LF 402
SMC_ONOFF_L	R5070	10K	1	2	5% 1/16W MF-LF 402
SMC_LID	R5071	100K	1	2	5% 1/16W MF-LF 402
SMC_FWE	R5072	10K	1	2	5% 1/16W MF-LF 402
SMC_TX_L	R5073	10K	1	2	5% 1/16W MF-LF 402
SMC_RX_L	R5074	100K	1	2	5% 1/16W MF-LF 402
SYS_ONEWIRE	R5075	2.0K	1	2	5% 1/16W MF-LF 402
SMC_BS_ALRT_L	R5076	100K	1	2	5% 1/16W MF-LF 402
SMC_TMS	R5077	10K	1	2	5% 1/16W MF-LF 402
SMC_TDO	R5078	10K	1	2	5% 1/16W MF-LF 402
SMC_TDI	R5079	10K	1	2	5% 1/16W MF-LF 402
SMC_TCK	R5080	10K	1	2	5% 1/16W MF-LF 402
SMC_P67	R5094	10K	1	2	5% 1/16W MF-LF 402
SMC_FF3	R5081	10K	1	2	5% 1/16W MF-LF 402
SMC_PG0	R5096	10K	1	2	5% 1/16W MF-LF 402
SMC_PH4	R5082	10K	1	2	5% 1/16W MF-LF 402
SMC_BATT_TRICKLE_EN_L	R5083	10K	1	2	5% 1/16W MF-LF 402
SMC_BATT_CHG_EN	R5084	10K	1	2	5% 1/16W MF-LF 402
SMC_ADAPTER_EN	R5085	10K	1	2	5% 1/16W MF-LF 402
SMC_CASE_OPEN	R5086	10K	1	2	5% 1/16W MF-LF 402
SMC_BC_ACOK	R5087	470K	1	2	5% 1/16W MF-LF 402
SMC_EXCARD_CP	R5088	10K	1	2	5% 1/16W MF-LF 402
PM_SUS_STAT_L	R5089	100K	1	2	5% 1/16W MF-LF 402
PM_SLP_S5_L	R5090	100K	1	2	5% 1/16W MF-LF 402

SMC Support

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D      DRAWING NUMBER 051-7225      REV. A.0.0

SCALE NONE      SHT 46      OF 88



LPC+ Debug Connector

SYNC\_MASTER=M76\_MLB

SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		47	88




SMBus Connections		
SYNC_MASTER= (MASTER)		SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 48	OF 88







Current Sensing

SYNC\_MASTER= (MASTER)      SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		50	88

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




D



## C



## B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



D

C

B

A

D

C

B

A

8

7

6

5


4

3


2

1


## Left ALS Filter



## Right ALS Circuit



## Keyboard LED Driver



### ALS Support

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	53	88



I2C addresses:  
ADDR low => 0x30, 0x31  
ADDR high => 0x32, 0x33  
Alias SCL/SDA to GND if using analog outputs only




Sudden Motion Sensor (SMS)  
SYNC\_MASTER=M76\_MLB      SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 54	OF 88



SPI BootROM		
SYNC_MASTER=T9_NOME	SYNC_DATE=03/16/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SCALE NONE	SIZE D	REV. A.0.0
	DRAWING NUMBER 051-7225	
SHT 55		OF 88

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 55	OF 88



PBus-In & Battery Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE

NONE


SHT

56

OF

88





**Power FETs**  
SYNC\_MASTER=M76\_MLB    SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE	NONE	SHT	57 OF 88



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	58	88



IMVP6 NB Gfx Core Regulator	
SYNC_MASTER=M76_MLB	SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

NOTE: Intel recommendation to stuff 30K pull-up and 100K pull-down on VR\_EN per Crestline Issue #306022.

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE	SHT	OF	
NONE	59	88	

D

C

B


A

D

C

B

A



### 5V / 3.3V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	60	88



1.25V / 1.05V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE


NONE

SHT

61

OF

88



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103S0192	1	RES,MTL FILM,21K,0.1,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V8

1.8V DDR2 Supply

SYNC\_MASTER=M76\_MLB

SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7225

REV. A.0.0

SCALE NONE

SHT 62 OF 88



1.5V Power Supply

SYNC\_MASTER=M76\_MLB

SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
SCALE		SHT	OF
NONE		63	88







```
Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD
```



---

```
Signal aliases required by this page:
(NONE)
```

---

```
BOM options provided by this page:
(NONE)
```

A



D

C

B

A

SYNC\_MASTER= ( MASTER )      SYNC\_DATE= ( MASTER

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

---



REV.

051-7225


10

Page Notes

Power aliases required by this page:  
- =PPVCORE\_GPU  
- =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Core/FB Power

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. A.0.0

SCALE NONE SHT 67 OF 88



Page Notes

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

GDDR3 Frame Buffer A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. A.0.0

SCALE NONE SHT 69 OF 88



Page Notes

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

GDDR3 Frame Buffer B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. A.0.0

SCALE NONE SHT 70 OF 88



## Page Notes


Power aliases required by this page:

```
- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
```

---

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



00 -W-A2 8)				
GPIO0	K3	↔	GPU GPIO 0	72
GPIO1	H1	↔	GPU GPIO 1	72
GPIO2	K5	↔	GPU GPIO 2	72
GPIO3	G5	↔	GPU GPIO 3	72
GPIO4	E2	↔	GPU GPIO 4	72
GPIO5	J5	↔	GPU GPIO 5	72
GPIO6	G6	↔	GPU GPIO 6	72
GPIO7	K6	↔	GPU GPIO 7	72
GPIO8	E1	↔	GPU GPIO 8	72
GPIO9	D2	↔	GPU GPIO 9	72
GPIO10	H5	↔	GPU GPIO 10	72
GPIO11	F4	↔	GPU GPIO 11	72
GPIO12	E3	↔	GPU GPIO 12	72
GPIO13	U3	↔	GPU GPIO 13	72
GPIO14	U4	↔	GPU GPIO 14	72
SPDIF	J6	←	GPU SPDIF	72
STEREO	T3	←	GPU STEREO	72
BUFRST_L	F3	←	TP GPU BUFRST L	72
JTAG_TCK	AJ11	←	TP GPU JTAG TCK	72
JTAG_TDI	AK12	←	TP GPU JTAG TDI	72
JTAG_TDO	AL12	←	TP GPU JTAG TDO	72
JTAG_TMS	AK11	←	TP GPU JTAG TMS	72
D) JTAG_TRST_L	AL13	←	TP GPU JTAG TRST L	72
MIOA_CLKOUT	R4	↔	GPU MIOA_CLKOUT P	72
MIOA_CLKOUT_L	P4	↔	GPU MIOA_CLKOUT P	72
MIOA_CTL3	P3	↔	GPU MIOA_CTL3	72
MIOA_DE	P1	↔	GPU MIOA DE	72
MIOAD0	P2	↔	GPU MIOA D<0>	72
MIOAD1	E2	↔	GPU MIOA D<1>	72
MIOAD2	N1	↔	GPU MIOA D<2>	72
MIOAD3	N3	↔	GPU MIOA D<3>	72
MIOAD4	M1	↔	GPU MIOA D<4>	72
MIOAD5	M3	↔	GPU MIOA D<5>	72
MIOAD6	P5	↔	GPU MIOA D<6>	72
MIOAD7	N6	↔	GPU MIOA D<7>	72
MIOAD8	N5	↔	GPU MIOA D<8>	72
MIOAD9	M4	↔	GPU MIOA D<9>	72
MIOAD10	L4	↔	GPU MIOA D<10>	72
MIOAD11	L5	↔	GPU MIOA D<11>	72
MIOA_HSYNC	R3	↔	GPU MIOA_HSYNC	72
MIOA_VSYNC	R1	↔	GPU MIOA_VSYNC	72
MIOB_CLKIN	AE4	↔	GPU MIOB_CLKIN	72
MIOB_CLKOUT	AD4	↔	GPU MIOB_CLKOUT P	72
MIOB_CLKOUT_L	AD5	↔	GPU MIOB_CLKOUT N	72
MIOB_CTL3	AD3	↔	GPU MIOB_CTL3	72
MIOB_DE	AD1	↔	GPU MIOB DE	72
MIOBD0	AC3	↔	GPU MIOB D<0>	72
MIOBD1	AC1	↔	GPU MIOB D<1>	72
MIOBD2	AC2	↔	GPU MIOB D<2>	72
MIOBD3	AB2	↔	GPU MIOB D<3>	72
MIOBD4	AB1	↔	GPU MIOB D<4>	72
MIOBD5	AA1	↔	GPU MIOB D<5>	72
MIOBD6	AB3	↔	GPU MIOB D<6>	72
MIOBD7	AA3	↔	GPU MIOB D<7>	72
MIOBD8	AC5	↔	GPU MIOB D<8>	72
MIOBD9	AB5	↔	GPU MIOB D<9>	72
MIOBD10	AB4	↔	GPU MIOB D<10>	72
MIOBD11	AA5	↔	GPU MIOB D<11>	72
MIOB_HSYNC	AF3	↔	GPU MIOB_HSYNC	72
MIOB_VSYNC	AE3	↔	GPU MIOB_VSYNC	72
THERMDP	K1	←	GPU THERMD P	72
THERMDN	J1	←	GPU THERMD N	72

NV G84M GPIO/MIO/Misc

SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
-----------------------	---------------------

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7225
---	----------

D	
---	--

SCALE	SHT	OF
	71	88

NONE	7 ±	55
------	-----	----

[illegible]

1

---





Page Notes

Power aliases required by this page:

- =PP1V8\_GPU\_IFPX  
- =PP3V3\_GPU\_IFPCD\_IOVDD  
- =PP3V3\_GPU\_DAC

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Sum of peak currents: 240mA

=PP1V8\_GPU\_IFPX

L8800  
FERR-220-OHM  
0402

20mA peak per diff pair  
160mA peak for all pairs

C8800 4.7UF 20% 6.3V CERM 603  
C8801 0.1UF 20% 10V CERM 402  
C8803 0.1UF 20% 10V CERM 402

Place at AF9 Place at AF8

L8805  
FERR-220-OHM  
0402

40mA peak

C8805 4.7UF 20% 6.3V CERM 603  
C8806 0.1UF 20% 10V CERM 402

=PP3V3\_GPU\_IFPCD\_IOVDD

L8810  
FERR-220-OHM  
0402

20mA peak per diff pair  
200mA peak for all pairs

C8810 4.7UF 20% 6.3V CERM 603  
C8811 0.1UF 20% 10V CERM 402  
C8813 0.1UF 20% 10V CERM 402

Place at AD6 Place at AE7

L8815  
FERR-220-OHM  
0402

40mA peak

C8815 4.7UF 20% 6.3V CERM 603  
C8816 0.1UF 20% 10V CERM 402

Sum of peak currents: 390mA

=PP3V3\_GPU\_DAC

L8820  
FERR-220-OHM  
0402

120mA peak

C8820 4.7UF 20% 6.3V CERM 603  
C8821 0.1UF 20% 10V CERM 402

L8830  
FERR-220-OHM  
0402

150mA peak

C8830 4.7UF 20% 6.3V CERM 603  
C8831 0.1UF 20% 10V CERM 402

NO STUFF

L8840  
FERR-220-OHM  
0402


120mA peak

C8845 4.7UF 20% 6.3V CERM 603  
C8840 4.7UF 20% 6.3V CERM 603  
C8841 0.1UF 20% 10V CERM 402

I2CS must be pulled up if not used  
I2CS addr fixed at 0x9E,0x9F

OMIT

U8000  
NB8P-GS-W-A2  
BGA  
(5 OF 8)



Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	73	88





LVDSDisplayConnector

SYNC\_MASTER=(MASTER)SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. A.0.0
	SCALE NONE	SHT 75	OF 88



TMDS Filtering

VGA SYNC Buffers

ANALOG FILTERING  
PLACE CLOSE TO CONNECTOR

DVI INTERFACE


DVI DDC Current Limit  
(55mA requirement per DVI spec)

GPU Isolation / Level-Shift


**DVI Display Connector**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

## PGOOD Monitor for GPU Rails


LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit




## Mux Select Conditioning



## GPU DDC Pass FETs




## Panel/Backlight Control Mux




NOTE: New H/W and S/W challenge since NB gfx might be powered off if using external GPU. S/W will have to guarantee that the "other" device is ready before a switch can occur. If mux select GPIO is still on a core well, this could mean powering up IG supply will be necessary before going to sleep to keep PGOODs valid.

## LVDS I/F Mux



## LVDS Data Mux Power Supply



## LVDS Interface Mux

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

A.0.0

SCALE

NONE

SHT

77

OF

88

D

C

B

A


D

C


B

A


### Left ALS Connector



### Top-Case Connector



### SATA HDD & IR & SIL Flex Connector



#### Project Specific Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE	SHT	OF
NONE	78	88



8

7

6

5

4

3

2

1

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.  
CRT & TVDAC signal single-ended impedance varies by location:  
- 37.5-ohm +/- 15% from GMCH to first termination resistor.  
- 50-ohm +/- 15% from first to second termination resistor.  
- 55-ohm +/- 15% from second termination resistor to connector.  
CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

NET\_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0>	56
	PCIE_100D	PCIE	PEG R2D N<15..0>	56
	PCIE_100D	PCIE	PEG R2D_C P<15..0>	15 56
	PCIE_100D	PCIE	PEG R2D_C_N<15..0>	15 56
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0>	15 56
	PCIE_100D	PCIE	PEG D2R N<15..0>	15 56
	PCIE_100D	PCIE	PEG D2R_C P<15..0>	56
	PCIE_100D	PCIE	PEG D2R_C_N<15..0>	56
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	16 24
	DMI_100D	DMI	DMI N2S N<3..0>	16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	16 24
	DMI_100D	DMI	DMI S2N N<3..0>	16 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	15 77
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	15 77
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	15 77
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	15 77
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>	
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P	15 77
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N	15 77
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>	15 77
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>	15 77
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3>	
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3>	
LVDS_IBG		LVDS	LVDS IBG	15 22
CRT_TVO_IREF		CRT	CRT TVO IREF	
CRT_RED	CRT_50S	CRT	CRT RED	
CRT_GREEN	CRT_50S	CRT	CRT GREEN	
CRT_BLUE	CRT_50S	CRT	CRT BLUE	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R	
TV_A_DAC	CRT_50S	TVDAC	TV A DAC	
TV_B_DAC	CRT_50S	TVDAC	TV B DAC	
TV_C_DAC	CRT_50S	TVDAC	TV C DAC	

8

7

6

5

4

3

2

1

NB Constraints

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	A.0.0
SCALE NONE	SHT 80	OF 88

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\_\*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>	17 32

Memory Constraints

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D      DRAWING NUMBER 051-7225      REV. A.0.0

SCALE NONE      SHT 81      OF 88

8

7

6

5

4

3

2

1

## Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

## Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET			NET_TYPE	
			PHYSICAL	SPACING
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	23 42
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 42
IDE_CNTRL	IDE_55S	IDE	IDE_PDIOW L	23 42
IDE_PDIOB_L	IDE_55S	IDE	IDE_PDIOB L	23 42
IDE_CNTRL	IDE_55S	IDE	IDE_PDDACK L	23 42
IDE_CNTRL	IDE_55S	IDE	IDE_PDDREQ	23 42
IDE_PDIOB_L	IDE_55S	IDE	IDE_PDIOB L	23 42
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 42
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL L	24 42
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C P	23 78
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C N	23 78
SATA_A_R2D	SATA_100D	SATA	SATA A R2D P	78
SATA_A_R2D	SATA_100D	SATA	SATA A R2D N	78
SATA_A_D2R	SATA_100D	SATA	SATA A D2R P	23 78
SATA_A_D2R	SATA_100D	SATA	SATA A D2R N	23 78
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C P	78
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C N	78
SATA_B_R2D	SATA_100D	SATA	SATA B R2D C P	23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D C N	23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D P	23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D N	23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R P	23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R N	23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C P	23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C N	23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D C P	23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D C N	23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D P	23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D N	23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R P	23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R N	23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C P	23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C N	23 42
SATA_RBIAS	SATA_55S		SATA RBIAS	42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT_CLK	23 34
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 34
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	23 34
HDA_RST_L	HDA_55S	HDA	HDA_RST_L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODEC	23
HDA_SDOIT	HDA_55S	HDA	HDA_SDOIT	23 34
HDA_SDOIT	HDA_55S	HDA	HDA_SDOIT R	23 34
USB_EXTB	USB_90D	USB	USB_EXTB P	24 43
USB_EXTB	USB_90D	USB	USB_EXTB N	24 43
USB_EXTB	USB_90D	USB	USB_EXTB_MUXED_P	24 43
USB_EXTB	USB_90D	USB	USB_EXTB_MUXED_N	24 43
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXTD	USB_90D	USB	USB_EXTD P	24 44
USB_EXTD	USB_90D	USB	USB_EXTD N	24 44
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24
USB_BT	USB_90D	USB	USB_BT P	24 78
USB_BT	USB_90D	USB	USB_BT N	24 78
USB_TPAD	USB_90D	USB	USB_TPAD P	24 78
USB_TPAD	USB_90D	USB	USB_TPAD N	24 78
USB_IR	USB_90D	USB	USB_IR P	24 78
USB_IR	USB_90D	USB	USB_IR N	24 78
USB_EXTB	USB_90D	USB	USB_EXTB P	24 34
USB_EXTB	USB_90D	USB	USB_EXTB N	24 34
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 34
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 34
USB_EXTC	USB_90D	USB	USB_EXTC P	9 34
USB_EXTC	USB_90D	USB	USB_EXTC N	9 34
USB_RBIAS	USB_60S		USB RBIAS	24
SMB_SB_SCL	SMB_55S	SMB	SMB_CLK	25 48
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA	25 48
SMB_ME_SCL	SMB_55S	SMB	SMB_ME_CLK	25 48
SMB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA	25 48
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	24 55
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	55
SPI_SCLK	SPI_55S	SPI	SPI_A_SCLK_R	55
SPI_SCLK	SPI_55S	SPI	SPI_B_SCLK_R	55
SPI_SI	SPI_55S	SPI	SPI_SI_R	24 55
SPI_SI	SPI_55S	SPI	SPI_SI	55
SPI_SI	SPI_55S	SPI	SPI_A_SI_R	55
SPI_SI	SPI_55S	SPI	SPI_B_SI_R	55
SPI_SO	SPI_55S	SPI	SPI_SO	24 55
SPI_SO	SPI_55S	SPI	SPI_A_SO_R	55
SPI_SO	SPI_55S	SPI	SPI_B_SO	55
SPI_SO	SPI_55S	SPI	SPI_B_SO_R	55
SPI_CE_I.0	SPI_55S	SPI	SPI_CE_R L<0>	24 55
SPI_CE_I.1	SPI_55S	SPI	SPI_CE_L<0>	55
SPI_CE_I.1	SPI_55S	SPI	SPI_CE_R L<1>	55
SPI_CE_I.1	SPI_55S	SPI	SPI_CE_L<1>	55

## SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007	7
---------------------	----------------------	---


## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	A.0.0
	SCALE	SHT OF	
	NONE	82	88

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET\_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C_BE_L<3..0>	24 38
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	24
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW_REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW_GNT_L	24 38
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L	24
INT_PIROC_L	PCI_55S	PCI	INT PIROC_L	24
INT_PIROD_L	PCI_55S	PCI	INT PIOD_L	24 38
INT_PIROE_L	PCI_55S	PCI	INT PIRQE_L	24
INT_PIROF_L	PCI_55S	PCI	INT PIRQF_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A_R2D_C_P	
	PCIE_100D	PCIE	PCIE A_R2D_C_N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A_D2R_P	
	PCIE_100D	PCIE	PCIE A_D2R_N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B_R2D_C_P	
	PCIE_100D	PCIE	PCIE B_R2D_C_N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B_D2R_P	
	PCIE_100D	PCIE	PCIE B_D2R_N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD_R2D_C_P	34
	PCIE_100D	PCIE	PCIE EXCARD_R2D_C_N	34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD_D2R_P	34
	PCIE_100D	PCIE	PCIE EXCARD_D2R_N	34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW_R2D_C_P	
	PCIE_100D	PCIE	PCIE FW_R2D_C_N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW_D2R_P	
	PCIE_100D	PCIE	PCIE FW_D2R_N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE MINI_R2D_C_N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI_D2R_P	24 34
	PCIE_100D	PCIE	PCIE MINI_D2R_N	24 34
GLAN_COMP			GLAN_COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	24
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET_R2D_C_P	24 35
	PCIE_100D	PCIE	PCIE ENET_R2D_C_N	24 35
	PCIE_100D	PCIE	PCIE ENET_R2D_P	35
	PCIE_100D	PCIE	PCIE ENET_R2D_N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET_D2R_P	24 35
	PCIE_100D	PCIE	PCIE ENET_D2R_N	24 35
	PCIE_100D	PCIE	PCIE ENET_D2R_C_P	35
	PCIE_100D	PCIE	PCIE ENET_D2R_C_N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI_P<0>	35 37
	ENET_100D	ENET_MDI	ENET MDI_N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI_P<1>	35 37
	ENET_100D	ENET_MDI	ENET MDI_N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI_P<2>	35 37
	ENET_100D	ENET_MDI	ENET MDI_N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI_P<3>	35 37
	ENET_100D	ENET_MDI	ENET MDI_N<3>	35 37

87654321

SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7225 REV. A.0.0

SCALE NONE SHT 83 OF 88

87654321





[illegible]



